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Abstract—Interleaving of voltage source converter legs enables
higher output currents per phase, effectively increasing the power
rating without increasing semiconductor ratings. However, the
interleaved operation results in circulating currents between each
phase converter legs as well as a zero-sequence circulating current
which become quite prominent when the converters operate
with low switching frequencies. This paper demonstrates the
interleaved operation of three-level converters under selective
harmonic elimination pulse-width modulation (SHE-PWM). A
controller for the circulating current within the legs of each
phase is also proposed. The controller is used in combination with
optimally selected SHE-PWM patterns to generate the maximum
number of voltage levels and minimise the peak value of the
circulating current. Simulation and experimental results show
the interleaved operation and the effect of SHE-PWM pattern
selection in the overall system.
Index Terms—Interleaving, multilevel converters, multilevel
waveforms, parallel legs, selective harmonic elimination, SHE-
PWM, voltage source converters,
I. INTRODUCTION
Interleaved parallel operation of voltage source converter
(VSC) legs provides an effective way of increasing the
power rating of a power electronics converter without the
need for parallel connection of semiconductor devices [1]–
[7] applicable to both two-level and multilevel converters [8]–
[10]. Interleaved operation also increases the reliability and
availability of supply [11] and is quite common in interruptible
power supply (UPS) applications. The output of each con-
verter leg that comprise one phase is combined with the use
of inductors, generating a single output voltage. Assuming
an ideal operation of the converters, the current should be
equally shared amongst each of the converter legs, however
this requirement cannot be readily satisfied unless actively
controlled [5]. Furthermore, the finite switching frequency
of the converter will result in circulating currents within the
converter legs.
One of the main challenges associated with the interleaved
connection of converter legs is the generation of a zero-
sequence circulating current (ZSCC) between the dc and ac
side [1], [2]. The ZSCC leads to increased semiconductor
rating requirements and further increases both conduction and
switching losses of these topologies [12]. The mechanism
of ZSCC is well understood and typical solutions include
isolation of the ac and dc side, adding a high zero-sequence
impedance or operating the parallel inverters with the same
control [2] . The first of the three solutions adds to the overall
complexity, while operating the two converters in the same
way effectively removes their interleaving and reduces the
quality of the combined output voltages and load currents.
Under relatively high switching frequencies (i.e. carrier-
based pulse width modulation (CB-PWM) [13]–[15] or space-
vector PWM (SV-PWM), control of the circulating current
is achieved through adjustment of the reference for each
converter leg, usually through PI controllers or exact reference
generation [5], in order to compensate for any deviation. A
method that calculates the power reference for each of the par-
allel converter legs with isolated supplies without input from
the the other legs, applied to UPS, was proposed in [6], while
a discontinuous modulation scheme, that allows the use of a
single-core three-limb inductor, was presented in [7]. However,
most of these methods consider high switching frequencies
which might be prohibitive for high power applications, where
switching losses and overall harmonic performance are major
priorities.
Selective harmonic elimination pulse-width modulation
(SHE-PWM) offers tight control of the low-order voltage
harmonics and is well-suited for high-power, low switching
frequency applications [16]. However, the timing of transitions
is critical to the exact elimination of the harmonics; deviation
from the pre-calculated patterns has an adverse effect on the
performance of SHE-PWM. As a result, significant deviation
from the pre-calculated patterns in order to control the circu-
lating currents does not offer a viable solution.
Other solutions based on SHE-PWM focused on the minimi-
sation of the ZSCC [12], [17]–[19] by introducing additional
transitions and eliminating low-order triplen harmonics. Such
methods effectively increase the converter switching frequency
[12] and limit the range where SHE-PWM solutions can be
found. Furthermore, inclusion of triplen harmonics in the SHE-
PWM formulation transforms the problem from three-phase
to single-phase [20] while elimination of only certain triplen
harmonics (e.g. 3rd or 9th harmonic) does not necessarily lead
to lower ZSCC.
The objective of this paper is to demonstrate interleaving
of three-level neutral-point clamped converter legs under SHE-
PWM and experimentally verify a controller for the circulating
current between the converter legs. As the implementation
does not aim to modify the SHE-PWM patterns, the main
variables that drive the circulating current between a converter
leg are also defined. The results are equally applicable to
neutral-point clamped (NPC) and active NPC (ANPC) con-
verters. The current article extends the preliminary work that
was presented in [9] by providing the detailed evaluation of
SHE-PWM patterns and a comprehensive set of experimental
results for interleaved three-level converters.
This paper is organised in the following manner. Section II
describes the concept of interleaved converters, circulating
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Fig. 1. One phase of the three-level ANPC converter with two interleaved
converter legs.
current within the converter legs and its dependency on the
switching states. Section III provides an overview of SHE-
PWM for interleaved multilevel converters, the effect of
switching patterns on circulating currents and a comprehensive
evaluation of the solutions. The controller for the circulating
current is briefly described in Section IV and its performance
is validated by simulation results, demonstrating three-phase
system operation in Section V and experimental results from
a single-phase laboratory prototype in Section VI. Finally, the
conclusions of the work are summarized in Section VII.
II. PARALLEL-CONNECTED CONVERTER LEGS
A. Converter Configuration
The work presented in this paper focuses on two-leg in-
terleaved, three-level NPC converters, as shown in Fig. 1 in
an ANPC configuration, where two interleaved converter legs
form each of the phases. As the converter legs share the same
dc-link and in order to avoid short-circuits between the legs,
inductors (L) are added to the output of each phase. The main
function of L is to limit the circulating current within the legs
when the output voltage level of the two converters is different.
Each of the converter legs generates three voltage levels in
its output, vxj , j ∈ [1, 2] . Based on the Thevenin equivalent,
the combined output voltage is a result of the averaging
between the two voltage outputs (vx1 and vx2 in Fig. 1)
and the phase output voltage vx, where x denotes the phase
x ∈ {a, b, c}, is given as:
vx =
vx1 + vx2
2
. (1)
Because of the averaging effect, the voltage vx has additional
voltage levels (in the case of two interleaved three-level
converters the maximum number of levels is five) effectively
improving the harmonic performance of the converter. This
concept can be further extended to k three-level converters
in parallel, generating 2k+1 levels in the Thevenin equivalent
output voltage given by the averaging of each converter output
voltage as
vx =
1
k
k∑
j=1
vxj , (2)
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Fig. 2. (a) Single and (b) coupled inductors for interleaving of converter legs.
and j ∈ [1, . . . , k] denotes each of the k interleaved converters.
The proposed controller will make use of the maximum
number of voltage levels from the converter in order to fully
utilise the harmonic performance of the interleaved converters.
The use of a single inductor per leg (Fig. 2(a)) provides
a more modular and expandable system compared to the
coupled inductors, however, practical limits in the maximum
impedance [10] and the non-optimal use of magnetic material
in single inductors are significant drawbacks in practical
applications. Coupled inductors (Fig. 2(b)) result in high dif-
ferential mode impedance in the path between the interleaved
converters, a concept that can be further extended to multiple
interleaved converter either with one common core [4] or
with multiple coupled inductors [5]. Ref. [21] investigated the
ZSCC for interleaved converters with three-phase, three-pole
transformers. In all previous cases, the effect of the circulating
current is a function of the differential mode impedance and,
in the following analysis, coupling between the inductors has
not been considered.
B. Converter Switching States and Circulating Currents
Each state combination of the two interleaved converter legs
(Fig. 3) has a different effect on the circulating current (icirc,x)
icirc,x =
ix1 − ix2
2
(3)
within one phase of the converter. The differential component
of the voltage, vx1 − vx2, is then imposed across both the
inductors of the two converter legs. This effect can be further
transformed to a weighted value through normalisation with
the dc-link voltage (Vdc) as also shown in Fig. 3.
Transitions between two different levels that involve simul-
taneous switching of both interleaved converters (shown in
red arrows in Fig. 3) should be avoided as they lead to an
unacceptable increase of the switching frequency. The top
and bottom voltage levels, +Vdc and −Vdc respectively, are
generated by a single combination which does not affect the
circulating current. Additionally, the two zero-states that lead
to excessive deviations in the circulating current (±2) are
omitted (denoted with the red background in Fig. 3). The
circulating current is affected only during the two redundant
states of levels +Vdc/2 and −Vdc/2 (Fig. 3). These redun-
dancies will be actively used to regulate icirc,x. During the
state combinations that generate +Vdc/2 and −Vdc/2, the
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Fig. 3. Switching states of two three-level interleaved converters and their
effect on the phase circulating current icirc,x.
voltage applied across the two inductors is equal to +Vdc/2
and −Vdc/2 and the rate of change of the circulating current
is defined as
dicirc,x
dt
= ±Vdc
2L
. (4)
An additional component of interest in interleaved converter
legs is that of the ZSCC [12], [18], [19], defined as
iZSCC = icirc,a + icirc,b + icirc,c, (5)
which, together with individual circulating currents, should be
kept within limits. However, minimising the ZSCC does not
necessarily lead to a minimisation of the circulating currents
within each phase.
III. MULTILEVEL SHE-PWM
A. Problem Formulation and Angle Calculation
In the case of the two interleaved three-level converter
legs of the previous section, the SHE-PWM problem can be
formulated in two different ways, either as two separate three-
level waveforms (Fig. 4(a)) or as a combined optimisation
of a five-level waveform (Fig. 4(b)). In the former case,
the fundamental frequency component (Vˆ1xj) of each of the
converter legs can be controlled independently to the extend
that SHE-PWM solutions can be calculated, although it is
typically preferable to share the component equally between
the two legs.
A minimisation process for the ZSCC was developed in
[18]. However, if a formulation of the circulating current is not
explicitly set within the equations, then icirc,x and the ZSCC
cannot be accurately controlled. As each converter generates
a three-level waveform, the SHE-PWM problem is defined as
a single system of equations throughout the whole modulation
index (M ). The restriction on the modulation index is that of
0 < M < 1 and the linear modulation index range is defined
as M ∈ [0, pi/4] [16]. A sample solution for this particular
formulation is shown in Fig. 5. The formulation is based on
0 0.01 0.03 0.05 0.06-Vdc
0
Vdc
0.040.02
(a)
0 0.01 0.02 0.03 0.04-Vdc
0
Vdc Effect on 
icircVdc/2
-Vdc/2
(b)
Fig. 4. Waveforms for SHE-PWM formulation. (a) Two three-level waveforms
and (b) combined optimisation based on a five-level waveform.
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Fig. 5. SHE-PWM solution pattern for three-level waveforms and six
transitions per quarter-period, per converter leg (solid line: converter leg 1,
dashed line: converter leg 2).
the cancellation of harmonics between the two converter leg
voltages, similarly to the single-phase formulation in [20].
An alternative approach to considering each of the three-
level output voltages independently, is to treat the problem as
a global optimisation of the output voltage, vx. In this case,
the five-level formulation needs to consider both the number
of transitions within the quarter period (N ) as well as their
distribution in the different levels of the waveforms [16]. The
distribution of the angles to the levels is defined as the number
of angles between Levels 0 and 1 (N1) and between Levels 1
and 2 (N2). As an example, Fig. 4(a) shows the output voltage
level in the case of twelve (N = 12) switching angles (αi)
per quarter period and a N1/N2 = 5/7 distribution between
the two levels of the waveform. The system of equations that
describe the fundamental frequency (b1) and higher order (bn)
harmonic components is then defined as:
N1∑
i=1
(−1)i−1 cos(αi) +
N∑
i=N1+1
(−1)i−1 cos(αi) = b1, (6)
N1∑
i=1
(−1)i−1 cos(nαi) +
N∑
i=N1+1
(−1)i−1 cos(nαi) = bn, (7)
where i is the order of each switching transition,
n ∈ {1, 5, 7, . . . , 3N − 1} is the harmonic order, M
4is the modulation index, and N1 the number of transitions
between the zero and the first level of the waveform, typically
considered an odd number. In both three-level and five-
level waveforms, the fundamental frequency component of the
output voltage is defined as:
Vˆ1 =
4M
pi
Vdc, (8)
with 0 < M < 2 in the case of the five-level waveform and the
linear modulation index range is M ∈ [0, 2pi/4] for the five-
level waveform. The solutions can be calculated through an
iterative optimisation of the cost function which is formulated
as:
F (α1, . . . , αi) = (b1 −M)2 + b25 + b27 + . . .+ b23N−1, (9)
for even values of N and assuming a cost of zero for the SHE-
PWM solutions. An additional restriction in the optimisation
considers the switching angle placement so that
0 < α1 < α2 < . . . < αN <
pi
2
. (10)
Fig. 6 shows SHE-PWM solution patterns for five-level
waveforms with twelve angles per quarter-wave (QW) and
different distributions of transitions among the different levels
and for different values of M . A complete set of five-level
solutions for different angles and distributions can be found
in [22].
B. Comparison and Evaluation of Solutions
As described in Section II-B, icirc,x is only affected during
the +Vdc and −Vdc voltage levels of the five level waveform
(Fig. 4 b). The maximum deviation (∆icirc,x) of the circulating
current during a QW (and due to the imposed QW symmetry
for the whole fundamental period) will be observed when
state +1 (or symmetrically -1 during the negative half-cycle)
is imposed for the longest time interval. This angle interval
∆αmax is given by:
∆αmax = α2g − α2g−1, (11)
where g ∈ {1, N/2} and can be evaluated during the calcula-
tion of the solutions. Under proper control of the circulating
current within each phase, the peak value of icirc,x will be
equal to its maximum deviation which is linked to the solution
pattern as:
iˆcirc,x = ∆icirc,x =
Vdc
2L
∆αmax. (12)
In order to minimise the peak of the circulating current, it is
preferable to select SHE-PWM solutions that minimise the
time interval at either +Vdc/2 or −Vdc/2. As SHE-PWM
problems typically exhibit multiple solutions, this additional
evaluation should be performed between solutions of the same
or different distributions for a given M or range of M .
Referring back to Fig. 6, we can observe the angles that cause
the highest deviation and, subsequently, peak icirc,x ripple for
a given modulation index (highlighted areas of Fig. 6). For
example, considering Set 1 of the 7/5 distribution and Set 2 of
the 5/7 distribution, the former generates approximately 25%
higher peak ripple current. Similarly, SHE-PWM solutions for
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Fig. 6. SHE-PWM solution patterns and locations of higher icirc ripple for
a five-level optimised waveform with (a) 7/5 distribution, (b) 5/7 distribution,
and (c) 3/9 distribution.
3/9 distribution in two different ranges of M are illustrated
in Fig. 6(c). It should also be noted that Set 2 of Fig. 6(c)
provides solutions in the overmodulation region which are
typically not available when triplen harmonics are controlled.
If a similar approach is assumed for the ZSCC, then the
maximum deviation of the circulating current can be found
considering the transitions at all three phases and the maxi-
mum interval that may contribute to the deviation of the ZSCC.
As it will be shown in the simulation results, such a control
can minimise the ZSCC but can lead to excessive circulating
currents within each phase.
IV. MINIMISATION OF THE CIRCULATING CURRENT
This section presents the configuration of the icirc,x con-
troller based on the definitions and restrictions introduced in
Section III. The diagram of the proposed controller is shown
in Fig. 7 and is split into two sections, the SHE-PWM pattern
generation and the selection of the switching states for the
control of icirc,x.
The first part decomposes the reference signal vxm into two
components: the modulation index M based on the definition
of (9) and the phase angle θ. These two values could also
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troller for two interleaved converter legs.
be readily available based on way external controllers may be
implemented. Based on M and the associated switching angles
αi, the requested switching pattern is generated and made
available to the second stage of the controller. The switching
pattern is a normalised switching waveform similar to that of
Fig. 4, and provides information related to the required output
voltage level of the converter.
The second stage defines the switching states of the two
converter legs based on the sign of icirc and makes use of
the relation between switching states and circulating current
that was demonstrated in Fig. 3. In order to achieve that,
the controller selects the appropriate state when the voltage
waveform level is at ±1 so that the circulating current is
driven towards zero. For example, when the circulating current
is positive (ix1 − ix2 > 0) and there is a transition in the
required voltage waveform from Stage 1 towards a redundant
voltage level, the controller would select the state with -1
effect on the circulating current ([0,+Vdc] when at level 1
and [−Vdc, 0] when at level -1). The opposite selection takes
place when icirc < 0. Because the selection only occurs during
transitions in voltage levels, the method does not affect the
switching frequency of the converter. The controller regulates
the circulating current within one phase only, therefore, three
independent controllers are required for a three-phase system.
In a similar way, a minimisation of the ZSCC can be
performed considering every switching interval of the three
phases and selecting the switching states in such a manner that
the current of (5) is driven towards zero. The implementation
of the controller for the ZSCC is similar to that of Fig. 7
considering ZSCC instead of icirc,x.
V. SIMULATION RESULTS
A set of simulation studies are presented to illustrate the
three-phase behavior of the proposed controller (Fig. 7) in
terms of circulating current and ZSCC. Results on the per-
phase performance are given in Section VI based on the
experimental prototype. The parameters of the three-phase
system under study are given in Table I.
A common operating point (M = 1.35 with common load
parameters) is considered under the five-level SHE-PWM of
Section IIIA for two different angle distributions (5/7 Set 2 and
3/9 Set 1). The circulating current controller of Section IV is
also included in the simulation. The load current is common
in both cases and is shown in Fig. 8. The main purpose of
TABLE I
PARAMETERS OF THE SIMULATED AND EXPERIMENTAL SETUP
Parameters Simulation Experiment
dc-link Voltage, Vdc 3 kV 100 V
dc-link Capacitors, Cdc 3.6 mF 4.9 mF
Leg Inductors (single), L 5 mH 1 mH
Fundamental frequency, f0 50 Hz 50 Hz
Switching Angles per QW, N 12 12
Load Resistance Rload 1 Ω 23.5 Ω
Load Inductance Lload 2 mH 0
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Fig. 8. Three-phase load currents for M = 1.35.
the results is to demonstrate the effect that the selection of a
particular set of solutions can have on the circulating current of
each phase and the ZSCC, with the 5/7 distribution exhibiting
a larger ∆αmax.
Considering the 5/7 distribution, the large ∆αmax leads to a
higher circulating current deviation (Fig. 9(a)) compared to the
3/9 distribution of Fig. 9(b). The current sharing between the
two interleaved legs of the same phase (ia1 and ia2) are also
significantly different as it was demonstrated in [9]. The ZSCC
(also shown in Fig. 9) is also different from that of the 5/7
distribution exhibiting a higher peak value and a characteristic
third harmonic. The comparison between the phase circulating
currents and the ZSCC indicates that the ZSCC is not the
only critical component in the selection of SHE-PWM solution
sets. Due to the low switching frequency, the phase circulating
currents should be generally considered as they provide a more
definite metric for the stresses across the differential mode
inductors in interleaved converters.
The proposed controller does not modify any of the switch-
ing angles in order not to affect the quality of the waveform,
although such modifications may be included in order to facili-
tate balancing of neutral-point or flying capacitor voltages. The
regulation of the neutral-point can also be achieved through
RLC balance boosters [23] or active methods. Fig. 10 shows
the neutral-point (NP ) voltage deviation for the three-phase
system for the two cases. The deviation in both cases is similar,
yet some slight offset is observed in the case of the 5/7
distribution.
To further illustrate the difference between controlling the
icirc,x and ZSCC, the previous simulation is repeated using
the ZSCC of (5) to determine the switching state of all
three phases of the converter. This approach reduces the
peak value of the ZSCC (Fig. 11) compared to the per-phase
control. However, as there is no explicit control over the phase
circulating currents icirc,x, their value may reach unacceptably
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Fig. 9. Circulating current and ZSCC for M = 1.35. (a) 5/7 distribution Set
2, (b) 3/9 distribution Set 1.
large values, well above the output current of each phase of
the converter.
VI. EXPERIMENTAL RESULTS
In order to experimentally validate the operation of the
interleaved converter legs under SHE-PWM and the proposed
circulating current controller, a single-phase setup consisting
of two three-level ANPC converter legs (Fig. 12(a)) has been
built in our laboratories using Semikron SKM145GB176D
1700V IGBT modules. The prototype, shown in Fig. 12(b),
is rated at 10kVA with a nominal dc-link voltage of up
to 1300V and a maximum switching frequency of 12kHz,
although these limits are not reached for the purpose of this
experiment. The common dc-link of the interleaved converter
legs is supplied by a Sorensen DLM300-13M dc power supply,
while the control and protection functions of the converter
and the interleaved SHE-PWM are implemented in a dSPACE
1006 platform. The parameters of the converter and the load
are given in Table I. It should be noted that the value of the
inductors L used in the experiment is selected in such a way
that the circulating current icirc has a more prominent effect
than normal.
The effect of the SHE-PWM pattern in the circulating
current amongst interleaved converters and the importance
of selecting an appropriate pattern that reduces its peak is
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Fig. 10. Neutral-point voltage deviation for M = 1.35. (a) 5/7 distribution
Set 2, (b) 3/9 distribution Set 1.
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illustrated by the results in Figs. 13–16. Assuming a common
modulation index M = 1.35, Figs. 13–16 show the load and
leg voltages as well as the load, leg and circulating currents
for different SHE-PWM patterns. The common modulation
index used in the experiment means that the amplitude of the
fundamental component of the load voltage, va and current ia
is common across all cases.
With N = 12 angles per QW, the first non-triplen harmonic
in the output voltage spectrum is the 37th (1850Hz). This
harmonic is marked in the presented FFTs of all experimental
results. A particularly interesting example is that of Fig. 13,
for a 7/5 distribution, where the third harmonic is almost
negligible and the predominant triplen harmonic is the 9th
(450Hz). The amplitude of the non-eliminated harmonics is
defined by the set of solutions and is not related to the control
or elimination of the circulating current between the two
converter legs.
Comparing the circulating currents in Figs. 13(b) to 16(b),
it can be observed that Set 2 of 5/7 distribution (Fig. 15)
results in the highest circulating current between the converter
legs, mainly due to the large time interval at the +Vdc/2
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and −Vdc/2 voltage level. In order to control the circulating
current, neither the transitions or the power can be shared
equally between the two converter legs, as shown in Fig. 15(a).
Yet, the harmonic spectrum of the five-level load voltage, va,
shows relatively low triplen harmonics.
As the formulation of the problem does not consider
elimination of triplen harmonics, full utilisation of the dc-
link voltage can be achieved and solutions well within the
overmodulation (M > 2pi/4) range can be calculated [16].
Fig. 17(a) shows the output phase voltage, va and its FFT as
well as the converter leg voltages for an angle distribution of
3/9 at M = 1.75. Given the selected solution pattern (Set 2
va
va1
va2
(a)
ia
icirc
ia1
ia2
(b)
Fig. 13. Experimental waveforms for 7/5 distribution and M = 1.35. (a)
Load and leg voltages and load voltage harmonic spectrum, and (b) Load, leg
and circulating currents. CH1, CH2: 10A/div, CH3: 5A/div, CH4, CH5, CH6:
100V/div.
of Fig. 6(c)) and the distribution of angles within the quarter-
period, the converter currents of Fig. 17(b) (ia1 and ia2) are
well matched and icirc,a remains well controlled.
The presented simulation and experimental results illustrate
a number of aspects when applying SHE-PWM in interleaved
converter legs. Firstly, the amplitude of the harmonics within
the circulating currents is defined by the SHE-PWM solution
sets and certain sets of solutions may have very low amplitudes
of certain triplen harmonics. As with any application of SHE-
PWM, an evaluation of the available sets of solutions for a
particular application is required prior to actual implementa-
tion. Secondly, reduction of the circulating current within the
phases does not imply minimisation of the ZSCC. Finally, as
the proposed controller selects the states of the converter in
order to minimise the circulating current within each phase,
and in contrast with previous methods, the circulating current
is no longer a periodical waveform.
VII. CONCLUSION
Interleaved parallel connection of converter legs provides
an efficient way of increasing the maximum power through
each converter without parallel connection of semiconductors.
In order to fully utilise the harmonic characteristics of the
interleaved configuration, different voltages are generated be-
tween the converter legs. Such an operation yields a multilevel
waveform but also results in circulating currents within the
converter legs as well as a ZSCC, all of which should be
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Fig. 14. Experimental waveforms for 5/7 distribution and M = 1.35, Set 1.
(a) Load and leg voltages and load voltage harmonic spectrum, and (b) Load,
leg and circulating currents. CH1, CH2: 10A/div, CH3: 5A/div, CH4, CH5,
CH6: 100V/div.
minimised or kept well-regulated for efficient operation of the
system. These tasks become more challenging at low switch-
ing frequencies as unequal voltages between the interleaved
converter legs are generally applied for longer time intervals.
A controller to reduce the circulating current in each phase
of two interleaved three-level neutral-point clamped converter
legs under SHE-PWM, has been proposed in this paper. By
selecting the switching states of the legs based on the phase
circulating current icirc,x it is possible to limit the currents
through each converter leg to a minimum and, at the same
time, regulate the ZSCC. The proposed controller is further
complemented by an evaluation and selection of SHE-PWM
patterns that generate low ripple in the circulating currents.
Simulation and extended experimental results from a single-
phase laboratory prototype converter are provided to confirm
the performance of SHE-PWM and the proposed current
controller.
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